Responsibilities
* design and layout memory cell & support circuitry-based test structures for advanced technology nodes.
* collaborate with process integration, electrical characterization, device, reliability, design rule, cad, and other engineering teams.
* support process development through interaction with mask development/opc, product and design teams, and mask shop.
* verify and validate test structure documentation and parametric data.
* assist with parametric correlation and debug activities.
minimum qualifications
* master’s degree in electrical, computer, or microelectronic engineering
* hands‑on experience with eda tools (cadence virtuoso layout and schematic editor, calibre).
* strong circuit design, layout, schematic, and verification skills including drc, lvs, and circuit simulation (hspice).
* strong knowledge of semiconductor device physics, operation, parametric testing, and dfm.
* familiarity with memory array design architectures, fab processes, and failure modes.
* ability to interpret dut definitions and deliver completed tegs.
* excellent problem‑solving and interpersonal skills.
* willingness to learn new skills and explore unfamiliar concepts.
* ability to drive decisions through data and metrics
preferred qualifications
* proficiency in perl, skill code, and unix shell scripting languages.
* experience in design debug based on silicon learning.
* advanced knowledge of silicon processes, mask development and opc processes.
the specified role does not encompass the following responsibilities: finalization of sales agreements or the execution of sales contracts is prohibited. The role also does not carry the authority to make definitive decisions regarding contracts, be it their conclusion or termination. Furthermore, the role is not designed to involve participation in pricing negotiations or the authorization of contracts. These activities fall beyond the permissible duties of the position.
all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.
#j-18808-ljbffr