Empleo
Mis anuncios
Mis alertas
Conectarse
Encontrar un trabajo Tips empleo Fichas empresas
Buscar

Design senior analog layout engineer

Tlaquepaque, Jal
Tanger
Publicada el 31 julio
Descripción

We are hiring for product engineering roles including but not limited to, component validation, module validation, media health, yield & quality, scg, system software/automation

*design senior analog layout engineer*

*role and responsibilities*
- responsible for design and development of ip layouts used in dram chips.
- perform layout verification like lvs/drc/em, quality check and documentation.
- responsible for on-time delivery of block-level layouts with acceptable quality.
- demonstrate leadership skill in planning, area/time estimation, scheduling, delegation and execution to meet project schedule/milestones in multiple project environment.
- guide and lead junior team-members in their execution of sub block-level layouts & review their work.
- contribute to effective project-management.
- plan and document your layout, presenting material for global teams to review
- optimally connect with engineering teams in india, japan the us, and other global teams to ensure the success of the layout project.
*qualification/requirements*
- must have 8 + years of experience in layout designs in advanced cmos process.
- should be able to perform ip layout development and physical verification activities for complex designs as per provided specifications.
- should have expertise in layout area and routing optimization, design rules, yield and reliability issues.
- good understanding of layout fundamentals i.e.
electro-migration, latch-up, coupling, crosstalk, ir-drop, parasitic analysis, matching, shielding, etc.
- should have adequate knowledge of schematics, interface with circuit designer and cad team.
- understanding layout effects on the circuit such as speed, capacitance, power and area etc.,
- excellent in problem-solving skills in solving area, power, performance and physical verification of custom layout.
- experience with cadence tools including virtuoso schematic editor virtuoso layout l, xl & verification tools like mentor calibre
- proficient in device matching, parasitic analysis, electron migration, and isolation techniques.
- should have leadership qualities and able to do multi-tasking as required.
- should be able to work in a team environment and able to guide and provide technical support to the fellow team members.
- self-motivated, hardworking, goal-oriented and excellent verbal and written communication skills.
- knowledge of skill coding and layout automation is a plus.
*education*

be/btech or mtech in electronic/vlsi engineering or equivalent; we will also consider exceptionally talented diploma holders in electronic or vlsi engineering

tipo de puesto: tiempo completo

sueldo: $60,000.00 - $70,000.00 al mes

tipo de jornada:

- turno de 8 horas

lugar de trabajo: empleo presencial

Aplicar
Crear una alerta
Alerta activada
Guardada
Guardar
Ofertas similares
Empleo Tlaquepaque, Jal
Empleo Jalisco
Inicio > Empleo > Design senior analog layout engineer

Jobijoba

  • Tips empleo
  • Opiniones Empresas

Ofertas de empleo

  • Ofertas de empleo por ocupaciones
  • Búsqueda de empleo por categorías
  • Empleos por empresas
  • Empleos para localidad

Contacto / Asociados

  • Contacto
  • Publique sus ofertas en Jobijoba

Menciones legales - Términos y condiciones de uso - Política de Privacidad - Gestionar mis cookies - Accesibilidad: No conforme

© 2025 Jobijoba - Todos los derechos reservados

Aplicar
Crear una alerta
Alerta activada
Guardada
Guardar