Empleo
Mis anuncios
Mis alertas
Conectarse
Encontrar un trabajo Tips empleo Fichas empresas
Buscar

Formal verification engineer

Villahermosa, Tab
AheadComputing Inc.
Publicada el 12 febrero
Descripción

We are seeking a formal verification engineer to join our team. In this role, you will leverage advanced formal verification techniques to ensure the correctness and performance of high-end risc‑v cores. You will collaborate closely with architects and rtl engineers, employing cutting‑edge formal tools and methodologies to build innovative verification solutions. This position offers a unique opportunity to shape the development of high‑quality cpu designs and optimize the cpu verification process through rigorous formal analysis and bug detection methods.


responsibilities

* engage in formal verification of architecture and microarchitecture for high‑performance risc‑v core.
* collaborate with architects and rtl design engineers to identify, specify, and verify components suitable for formal analysis.
* use formal tools and methodologies focused on ensuring the correctness of arithmetic, logical, and data transfer operations.
* develop formal abstract models to verify system‑level properties such as deadlock freedom and non‑starvation.
* create innovative verification flows, integrating formal techniques with simulation‑based methods for effective bug detection.
* build reusable and scalable proof techniques to enhance the formal verification process.


qualifications & skills

* bachelor’s (bs) or master’s (ms) degree in computer engineering, computer science, electrical engineering, or a related field.
* hands‑on experience with data path and control path formal techniques.
* familiarity with model checking tools for formal verification.
* strong problem‑solving skills with excellent written and verbal communication abilities.
* exceptional organizational skills and high self‑motivation.
* proven ability to collaborate effectively with diverse design teams.
* exceptional problem‑solving skills with the ability to identify and troubleshoot complex cpu design issues.
* familiarity with uvm (universal verification methodology) or similar frameworks.
* strong understanding of microarchitectural concepts and cpu pipeline verification.
* experience in creating reusable test environments and verification infrastructure.


what we offer

* competitive salary and benefits package.
* opportunities for professional growth in an innovative startup environment.
* collaboration with talented engineers passionate about cutting‑edge cpu technologies.
* a flexible and inclusive work culture based in guadalajara, mexico
#j-18808-ljbffr

Aplicar
Crear una alerta
Alerta activada
Guardada
Guardar
Ofertas similares
Empleo Villahermosa, Tab
Empleo Tabasco
Inicio > Empleo > Formal verification engineer

Jobijoba

  • Tips empleo
  • Opiniones Empresas

Ofertas de empleo

  • Ofertas de empleo por ocupaciones
  • Búsqueda de empleo por categorías
  • Empleos por empresas
  • Empleos para localidad

Contacto / Asociados

  • Contacto
  • Publique sus ofertas en Jobijoba

Menciones legales - Términos y condiciones de uso - Política de Privacidad - Gestionar mis cookies - Accesibilidad: No conforme

© 2026 Jobijoba - Todos los derechos reservados

Aplicar
Crear una alerta
Alerta activada
Guardada
Guardar