A leading semiconductor company in jalisco seeks a pre-silicon design verification engineer. The role involves defining verification strategies and developing uvm-based testbenches for complex soc designs. Ideal candidates will have 8+ years of experience in verification, strong skills in systemverilog, and knowledge of relevant protocols. Join a high-performing digital team committed to innovation and delivering world-class silicon solutions. #j-18808-ljbffr