Empleo
Mis anuncios
Mis alertas
Conectarse
Encontrar un trabajo Tips empleo Fichas empresas
Buscar

Verification engineer

Guadalajara, Jal
Synopsys
Publicada el 10 diciembre
Descripción

*br
mexico-guadalajara
*job description and requirements*
at synopsys, we're at the heart of the innovations that change the way we work and play.
self-driving cars.
artificial intelligence.
the cloud.
5g.
the internet of things.
these breakthroughs are ushering in the era of smart everything.
and we're powering it all with the world's most advanced technologies for chip design and software security.
if you share our passion for innovation, we want to meet you.
our silicon design & verification business is all about building high-performance silicon chips—faster.
we're the world's leading provider of solutions for designing and verifying advanced silicon chips.
and we design the next-generation processes and models needed to manufacture those chips.
we enable our customers to optimize chips for power, cost, and performance—eliminating months off their project schedules.
state-of-the-art tools, you will take on the challenge of conceptualizing, planning, developing, and executing test environments that detect even the most difficult design bugs.
exposure to a wide variety of technologies and solutions provides an endless stream of
complex new and exciting verification experiences.
*key qualifications*:
- bachelor's degree in electrical, computer engineering, or computer science
- 2+ years of experience verifying soc devices
- experience in uvm methodology-based verification
- knowledge of system verilog hdl
- knowledge of scripting languages such as perl, python, ruby
- understand standard protocols such as pcie, ddr4, gddr, hbm, amba are preferred
*capabilities*:
- participate as a key contributor
- create and execute against test plans
methods, standards, and experienced with tools such as synopsys vcs and verdi
- understand object-oriented programming
- excellent written and verbal communication skills
*preferred additional experience*:
- system verilog/c++ co-simulation
- overall knowledge of the soc development process
- rtl design
inclusion and diversity are important to us.
synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
li-ts1
*job category*
engineering
*country*
mexico
*job subcategory*
soc engineering
*hire type*
employee

Aplicar
Crear una alerta
Alerta activada
Guardada
Guardar
Ofertas similares
Empleo Guadalajara, Jal
Empleo Jalisco
Inicio > Empleo > Verification engineer

Jobijoba

  • Tips empleo
  • Opiniones Empresas

Ofertas de empleo

  • Ofertas de empleo por ocupaciones
  • Búsqueda de empleo por categorías
  • Empleos por empresas
  • Empleos para localidad

Contacto / Asociados

  • Contacto
  • Publique sus ofertas en Jobijoba

Menciones legales - Términos y condiciones de uso - Política de Privacidad - Gestionar mis cookies - Accesibilidad: No conforme

© 2025 Jobijoba - Todos los derechos reservados

Aplicar
Crear una alerta
Alerta activada
Guardada
Guardar